(Created page with " == Abstract == This paper presents a design tool for the synthesis of pipeline ADCs which is able to optimally map high-level converter specifications, such as the required...") |
m (Scipediacontent moved page Draft Content 201690706 to Ruiz-Amaya et al 2008a) |
(No difference)
| |
Latest revision as of 03:09, 2 February 2021
Abstract
This paper presents a design tool for the synthesis of pipeline ADCs which is able to optimally map high-level converter specifications, such as the required effective resolution, onto electrical-level parameters, i.e., transistor sizes and biasing conditions. It is based on the combination of a behavioural simulator for performance evaluation, accurate models of the converter components, and an optimization algorithm to minimize the power and area consumption of the circuit solution. The design procedure is herein demonstrated with the complete design of a 0.13 mum CMOS 10 bits@60MS/s pipeline ADC, which only consumes 11.3 mW from a 1.2 V supply voltage. A close agreement between behavioural- and electrical-level simulations is obtained with only 0.2 bit deviation on the measured ENOB. Ministerio de Educación y Ciencia TEC2006-03022 Junta de Andalucía TIC-02818
Original document
The different versions of the original document can be found in:
Document information
Published on 01/01/2008
Volume 2008, 2008
DOI: 10.1109/apccas.2008.4746348
Licence: Other
Share this document
Keywords
claim authorship
Are you one of the authors of this document?