(Created page with " == Abstract == International audience; Adiabatic logic is an alternative architecture design style to reduce the power consumption of digital cores by using AC power supply...") |
m (Scipediacontent moved page Draft Content 620195831 to Pillonnet et al 2017a) |
(No difference)
| |
Latest revision as of 22:47, 1 February 2021
Abstract
International audience; Adiabatic logic is an alternative architecture design style to reduce the power consumption of digital cores by using AC power supply instead of DC ones. The energy saving of the digital gates is strongly related to the efficiency of adiabatic AC power supplies. In this paper, we propose a resonant reversible power-clock supply design with four different phases. The resonance deviation between the four power-clock supplies is synchronized thanks to 12 control signals (3 controls signals per power-clock supply). We derive the energy dissipation of a 4-stage PFAL pipeline circuit supplied with the proposed resonant powerclock supply, which can dissipate up to 2.9 times less energy than a non-adiabatic CMOS pipeline.
Original document
The different versions of the original document can be found in:
Document information
Published on 01/01/2017
Volume 2017, 2017
DOI: 10.1109/icrc.2017.8123661
Licence: CC BY-NC-SA license
Share this document
claim authorship
Are you one of the authors of this document?