Latest revision as of 21:29, 3 February 2021

Abstract

Genetic algorithms (GAs) are useful since they can find near optimal solutions for combinatorial optimization problems quickly. Although there are many mobile/home applications of GAs such as navigation systems, QoS routing and video encoding systems, it was difficult to apply GAs to those applications due to low computational power of mobile/home appliances. In this paper, we propose a technique to flexibly implement genetic algorithms for various problems on FPGAs. For the purpose, we propose a basic architecture which consists of several modules for GA operations to compose a GA pipeline, and a parallel architecture consisting of multiple concurrent pipelines. The proposed architectures are simple enough to be implemented on FPGAs, applicable to various problems, and easy to estimate the size of the resulting circuit. We also propose a model for predicting the size of resulting circuit from given parameters consisting of the problem size, the number of concurrent pipelines and the number of candidate solutions for GA. Based on the proposed method, we have implemented a tool to facilitate GA circuit design and development. This tool allows designers to find appropriate parameter values so that the resulting circuit can be accommodated in the target FPGA device, and to automatically obtain RTL VHDL description. Through experiments using Knapsack Problem and TSP, we show that the FPGA circuits synthesized based on the proposed method run much faster and consume much lower power than software implementation on a PC and that our model can predict the size of the resulting circuit accurately enough.

Original document

The different versions of the original document can be found in:

• http://dx.doi.org/10.1145/1117201.1117264

• http://hdl.handle.net/10061/11364

• https://library.naist.jp/dspace/bitstream/10061/11364/1/Flexible%20Implementation.pdf

• http://ito-lab.naist.jp/pman2/data/pdf/41.pdf,

https://core.ac.uk/display/75905616,

https://dblp.uni-trier.de/db/conf/fpga/fpga2006.html#TachibanaMSYI06,

https://dl.acm.org/citation.cfm?id=1117264,

https://academic.microsoft.com/#/detail/1968094622