(Created page with " == Abstract == IEEE International Symposium on Circuits and Systems, pp. 220 – 223, Seattle, EUA This paper presents a 14-bit 1.5 MSample/s two-stage algorithmic ADC with...") |
m (Scipediacontent moved page Draft Content 737582398 to Goes et al 2008b) |
(No difference)
| |
Latest revision as of 16:27, 3 February 2021
Abstract
IEEE International Symposium on Circuits and Systems, pp. 220 – 223, Seattle, EUA This paper presents a 14-bit 1.5 MSample/s two-stage algorithmic ADC with a power-and-area efficiency better than 0.5 pJmm2 per conversion. This competes with the most efficient architectures available today namely, ΣΔ and self-calibrated pipeline. The 2 stages of the ADC are based on a new 1.5-bit mismatch-insensitive MDAC and simulations demonstrate that a THD of –79 dB and an ENOB better than 12 bits can be reached without self-calibration.
Original document
The different versions of the original document can be found in:
Document information
Published on 01/01/2008
Volume 2008, 2008
DOI: 10.1109/iscas.2008.4541394
Licence: CC BY-NC-SA license
Share this document
Keywords
claim authorship
Are you one of the authors of this document?