Latest revision as of 16:22, 3 February 2021

Abstract

The image-processing pipeline is the core part of any camera system including digital still cameras, camcorders, camera phones and video surveillance equipments. The image-processing pipeline consists of a number of processing stages that enhance the image or remove any effects that are caused by surrounding conditions. These stages are computationally intensive and need special requirements to meet the real time processing. This paper discusses the pipeline parts and presents a high-performance and cost-effective implementation of the pipeline on Field Programmable Gate Arrays (FPGAs) using Dynamic Partial Reconfiguration (DPR) feature to exploit the FPGA resources over time and space. The paper shows that the implemented system adds much of flexibility to camera systems by using a reconfigurable region. The system can use an unlimited number of image processing pipeline stages to process the images without the need of huge number of logic resources to fit all the stages. Moreover, the stages are not fixed in this system, they can be changed upon the user's decision. The architecture is designed to process still images of size 1920×1080. Each stage could process a full frame within 7.25 ms. A fast configuration engine is designed and deployed in the system. The engine shows that it can outperform the engine provided with zynq SoC by three times. The overall throughput of the system reaches 250 Megapixel/s.

Original document

The different versions of the original document can be found in:

• https://www.pure.ed.ac.uk/ws/files/25008346/AHS_paper_2015_Jalal_Khalifat.pdf

• http://xplorestaging.ieee.org/ielx7/7182694/7231144/07231170.pdf?arnumber=7231170,

http://dx.doi.org/10.1109/ahs.2015.7231170

• https://www.research.ed.ac.uk/portal/en/publications/a-dynamic-partial-reconfiguration-design-for-camera-systems(040fedc9-3238-4b50-a9f9-102fe6086a7d).html,

http://hdl.handle.net/20.500.11820/040fedc9-3238-4b50-a9f9-102fe6086a7d,

https://www.pure.ed.ac.uk/ws/files/25008346/AHS_paper_2015_Jalal_Khalifat.pdf

• https://www.research.ed.ac.uk/portal/files/25008346/AHS_paper_2015_Jalal_Khalifat.pdf,

https://ieeexplore.ieee.org/document/7231170,

https://www.research.ed.ac.uk/portal/en/publications/a-dynamic-partial-reconfiguration-design-for-camera-systems(040fedc9-3238-4b50-a9f9-102fe6086a7d).html,

https://dblp.uni-trier.de/db/conf/ahs/ahs2015.html#KhalifatEAA15,

https://academic.microsoft.com/#/detail/1529534697