(Created page with " == Abstract == International audience; CMOS technology trends at one side open up some opportunities like making small and power efficient devices available, which in turn a...") |
m (Scipediacontent moved page Draft Content 788632359 to Virazel et al 2014a) |
(No difference)
| |
Latest revision as of 04:03, 2 February 2021
Abstract
International audience; CMOS technology trends at one side open up some opportunities like making small and power efficient devices available, which in turn allow to put more functionality into a single chip. However, on the other side it poses some challenges like making devices vulnerable to hard and soft errors. In this paper we propose an efficient fault-tolerant architecture able to deal with permanent and transient faults in combinational parts of pipeline structures. The principle consists in triplicating the combinational logic parts but, unlike TMR, only two copies are running in parallel while the third one remains in standby until an error is detected. We implement this approach on a MIPS microprocessor as case study to make it resilient against transient and permanent faults.
Original document
The different versions of the original document can be found in:
Document information
Published on 01/01/2014
Volume 2014, 2014
DOI: 10.1109/ddecs.2014.6868794
Licence: CC BY-NC-SA license
Share this document
Keywords
claim authorship
Are you one of the authors of this document?