You do not have permission to edit this page, for the following reason:

You are not allowed to execute the action you have requested.


You can view and copy the source of this page.

x
 
1
2
== Abstract ==
3
4
International audience; In a software development lifecycle, it is often more than half of the development time that is dedicated to verification activities. Formal methods offer new possibilities for verification. In the specification phase, simulation or model-checking allow users to detect errors in models. In the implementation phase, analysis techniques, like static analysis, make the verification tasks more exhaustive and more automatic. In this context, we propose to take advantage of these methods to improve embedded software development processes based on the V-model.
5
6
Document type: Part of book or chapter of book
7
8
9
== Original document ==
10
<pdf>Media:Pires_et_al_2012a_4024_medi_fernandes.pdf</pdf>
11
12
13
The different versions of the original document can be found in:
14
15
* [http://hal.archives-ouvertes.fr/docs/00/79/70/91/PDF/medi_fernandes.pdf http://hal.archives-ouvertes.fr/docs/00/79/70/91/PDF/medi_fernandes.pdf]
16

Return to Pires et al 2012a.

Back to Top

Document information

Published on 01/01/2012

Volume 2012, 2012
DOI: 10.1007/978-3-642-33609-6_16
Licence: CC BY-NC-SA license

Document Score

0

Views 1
Recommendations 0

Share this document

claim authorship

Are you one of the authors of this document?